BEGIN:VCALENDAR
VERSION:2.0
X-WR-TIMEZONE:Europe/Paris
CALSCALE:GREGORIAN
PRODID:-//SPIP/Plugin Agenda//NONSGML v1.0//FR
X-WR-CALNAME;VALUE=TEXT:Formations ALSE (France) -- Agenda
X-WR-CALDESC:Leader en France des Formations FPGA & HDL.
X-WR-RELCALID:https://www.alse.fr
BEGIN:VEVENT
SUMMARY:SystemVerilog for Design & Verification
UID:evenement313 @ https://www.alse.fr
DTSTAMP:20260915T220000Z
DTSTART;VALUE=DATE:20260928
DTEND;VALUE=DATE:20261002
CREATED:20260915T220000Z
LAST-MODIFIED:20260915T220000Z 
LOCATION:A distance (OnLine)
DESCRIPTION:Formation Verilog + SystemVerilog (1+3 jours)
CATEGORIES:SystemVerilog for Design & Verification
URL:https://www.alse.fr/SystemVerilog-for-Design.html?id_evenement=313
SEQUENCE:0

STATUS:CONFIRMED
END:VEVENT
END:VCALENDAR